

[illegible]

1. A method of fabricating a metal layer in an integrated circuit, the method comprising the steps of:
 - 5 depositing a layer of metal alloy which contains alloy dopant precipitates;
 - performing a first anneal of the integrated circuit to drive the alloy dopants into solid solution;
 - quenching the integrated circuit to prevent the alloy dopants from coming out of solution;
 - 10 removing excess metal alloy using a polish process;
 - performing a second anneal after the excess metal alloy is removed to allow the dopants to come out of solution and increase a conductivity of the metal alloy.
- 15 2. The method of claim 1 wherein the first anneal is performed at 400 to 500° C.
3. The method of claim 1 wherein the metal alloy comprises aluminum with alloy dopants of silicon and copper.
- 20 4. The method of claim 1 wherein the second anneal is performed at 150 to 250° C.
5. The method of claim 1 further comprising the steps of:
 - 25 forming vias and interconnect trenches in the integrated circuit prior to depositing the layer of metal alloy; and
 - wherein the polish process removes excess metal alloy to define metal interconnect lines.

5

on the integrated circuit to fill the vias and interconnect trenches;

quenching the integrated circuit to prevent the alloy dopants from coming out of solution;

10

performing a second anneal at 150 to 250° C after the excess metal alloy is removed to allow the dopants to come out of solution and increase a conductivity of the metal alloy.

15

20

25

10. The method of claim 8 wherein the method further comprises annealing the integrated circuit after performing the chemical-mechanical polish process to drive alloy dopants out of solid solution.

A

5

A

10

15

20

25

Sub B7-

metal contacts and interconnects coupled to the memory array and internal circuitry, wherein the metal contacts and interconnects are formed by annealing the memory at a temperature sufficient to drive alloy dopants into solid solution prior to polishing the memory device to remove portions of a metal layer and form the metal contacts and interconnects.

5

19. The memory device of claim 18 wherein the memory device is annealed following the polishing the memory device to increase a conductivity of the metal contacts and interconnects.

FOOESSD" 9E55H6\$0

Add A2